/\*

u8g\_com\_atmega\_hw\_spi.c

Universal 8bit Graphics Library

Copyright (c) 2012, olikraus@gmail.com

All rights reserved.

Redistribution and use in source and binary forms, with or without modification,

are permitted provided that the following conditions are met:

\* Redistributions of source code must retain the above copyright notice, this list

of conditions and the following disclaimer.

\* Redistributions in binary form must reproduce the above copyright notice, this

list of conditions and the following disclaimer in the documentation and/or other

materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND

CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,

INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF

MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE

DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR

CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,

SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT

NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;

LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER

CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,

STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)

ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF

ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Assumes, that

MOSI is at PORTB, Pin 3

and

SCK is at PORTB, Pin 5

Update for ATOMIC operation done (01 Jun 2013)

U8G\_ATOMIC\_OR(ptr, val)

U8G\_ATOMIC\_AND(ptr, val)

U8G\_ATOMIC\_START()

U8G\_ATOMIC\_END()

\*/

#include "u8g.h"

#if defined(\_\_AVR\_\_)

#define U8G\_ATMEGA\_HW\_SPI

/\* remove the definition for attiny \*/

#if \_\_AVR\_ARCH\_\_ == 2

#undef U8G\_ATMEGA\_HW\_SPI

#endif

#if \_\_AVR\_ARCH\_\_ == 25

#undef U8G\_ATMEGA\_HW\_SPI

#endif

#endif

#if defined(U8G\_ATMEGA\_HW\_SPI)

#include <avr/interrupt.h>

#include <avr/io.h>

static uint8\_t u8g\_atmega\_spi\_out(uint8\_t data)

{

/\* unsigned char x = 100; \*/

/\* send data \*/

SPDR = data;

/\* wait for transmission \*/

while (!(SPSR & (1<<SPIF)))

;

/\* clear the SPIF flag by reading SPDR \*/

return SPDR;

}

uint8\_t u8g\_com\_atmega\_hw\_spi\_fn(u8g\_t \*u8g, uint8\_t msg, uint8\_t arg\_val, void \*arg\_ptr)

{

switch(msg)

{

case U8G\_COM\_MSG\_STOP:

break;

case U8G\_COM\_MSG\_INIT:

u8g\_SetPIOutput(u8g, U8G\_PI\_CS);

u8g\_SetPIOutput(u8g, U8G\_PI\_A0);

u8g\_SetPIOutput(u8g, U8G\_PI\_RESET);

U8G\_ATOMIC\_START();

DDRB |= \_BV(3); /\* D0, MOSI \*/

DDRB |= \_BV(5); /\* SCK \*/

DDRB |= \_BV(2); /\* slave select \*/

PORTB &= ~\_BV(3); /\* D0, MOSI = 0 \*/

PORTB &= ~\_BV(5); /\* SCK = 0 \*/

U8G\_ATOMIC\_END();

u8g\_SetPILevel(u8g, U8G\_PI\_CS, 1);

/\*

SPR1 SPR0

0 0 fclk/4 x

0 1 fclk/16

1 0 fclk/64

1 1 fclk/128

\*/

SPCR = 0;

SPCR = (1<<SPE) | (1<<MSTR)|(0<<SPR1)|(0<<SPR0)|(0<<CPOL)|(0<<CPHA);

#ifdef U8G\_HW\_SPI\_2X

SPSR = (1 << SPI2X); /\* double speed, issue 89 \*/

#endif

break;

case U8G\_COM\_MSG\_ADDRESS: /\* define cmd (arg\_val = 0) or data mode (arg\_val = 1) \*/

u8g\_SetPILevel(u8g, U8G\_PI\_A0, arg\_val);

break;

case U8G\_COM\_MSG\_CHIP\_SELECT:

if ( arg\_val == 0 )

{

/\* disable \*/

u8g\_SetPILevel(u8g, U8G\_PI\_CS, 1);

}

else

{

PORTB &= ~\_BV(5); /\* SCK = 0 \*/

/\* enable \*/

u8g\_SetPILevel(u8g, U8G\_PI\_CS, 0); /\* CS = 0 (low active) \*/

}

break;

case U8G\_COM\_MSG\_RESET:

u8g\_SetPILevel(u8g, U8G\_PI\_RESET, arg\_val);

break;

case U8G\_COM\_MSG\_WRITE\_BYTE:

u8g\_atmega\_spi\_out(arg\_val);

break;

case U8G\_COM\_MSG\_WRITE\_SEQ:

{

register uint8\_t \*ptr = arg\_ptr;

while( arg\_val > 0 )

{

u8g\_atmega\_spi\_out(\*ptr++);

arg\_val--;

}

}

break;

case U8G\_COM\_MSG\_WRITE\_SEQ\_P:

{

register uint8\_t \*ptr = arg\_ptr;

while( arg\_val > 0 )

{

u8g\_atmega\_spi\_out(u8g\_pgm\_read(ptr));

ptr++;

arg\_val--;

}

}

break;

}

return 1;

}

#else

uint8\_t u8g\_com\_atmega\_hw\_spi\_fn(u8g\_t \*u8g, uint8\_t msg, uint8\_t arg\_val, void \*arg\_ptr)

{

return 1;

}

#endif